Article Details

Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs

Document Type:

Publication Date:

Document Language:

Document ID (Org No.):

pdfImage